Format: HTML | BibTeX | DC | EndNote | NLM | MARC | Journal | MARCXML
000000741 001__ 741
000000741 035__ $$a19147 
000000741 037__ $$aROMDOC-THESIS-2016-229
000000741 041__ $$arum
000000741 100__ $$aAlbină, Cristian Marius
000000741 245__ $$aEfectul elementelor parazite ale layout-ului asupra performantelor circuitelor integrate de înalta frecventă
000000741 260__ $$c2008-02-28
000000741 520__ $$aAbstract This thesis explores several novel methods for minimizing the effects of process variations and the layout parasitic effects for high frequency circuits as well as some methods of estimating the on-chip hot-spots together with methods of reducing the circuit power consumption in order to drop the overall on-chip temperature, very critical issue in the context of increasingly tendency of integrating power analog devices and digital circuits on the same die. In the first part of this thesis, a brief presentation of the state of the art in the submicron CMOS technologies, the manufacturing process and the MOS transistor limitations will be addressed. In the second part of this thesis, I’ll continue by showing the main coupling mechanisms inside an integrated circuit, some RC and RLC parasitic extraction algorithms and the post layout netlist reduction. To conclude this section some yield improving techniques and methods of reducing the effects of the parasitic elements of the layout will be presented, results based through several years of experience combined with measured results on the final implemented circuits. In the final section the thermal parasitic effects that occur inside the integrated circuits, will be addressed. To reduce the switching power of a digital circuit some VHDL architecture optimization techniques will be shown, techniques which can achieve up to 60% power reduction and which are also technology independent using only unity delay models and togglebased power estimation tools available in every standard design flow. Overall, the proposed techniques in this thesis can be used either independently or combined to provide a comprehensive and effective circuit optimization framework for today’s complex designs.
000000741 6531_ $$aCircuite integrate -- Teză de doctorat
000000741 6531_ $$aMicroelectronică -- Teză de doctorat 
000000741 8560_ $$ff_costache@library.pub.ro
000000741 8564_ $$uhttp://romdoc.upb.ro/record/741/files/$$zAccess to Fulltext
000000741 980__ $$aTHESIS